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Abstract
In radiation tests on SRAMs or FPGAs, two or more independent bitflips can be misled with a multiple event if they
accidentally occur in neighbor cells. In the past, different tests such as the “birthday statistics” have been proposed to estimate
the accuracy of the experimental results. In this paper, simple formulae are proposed to determine the expected number of false
2-bit and 3-bit MCUs from the number of bitflips, memory size and the method used to search multiple events. These expressions
are validated using Monte Carlo simulations and experimental data. Also, a technique is proposed to refine experimental data
and thus partially removing possible false events. Finally, it is demonstrated that there is a physical limit to determine the cross
section of memories with arbitrary accuracy from a single experiment.
Index Terms
Birtdhay Statistics, FPGA, SEU, SRAM
I. INTRODUCTION
STATIC radiation tests on SRAMs or FPGAs are usually done by writing a known pattern in the memory, then exposing thedevice to some kind of radiation (protons, neutrons, heavy ions...) and finally reading the content looking for discrepancies
between the initial and the final information. Thus, bitflips are located in an intermingled set of logical addresses from which
Single Bit Upsets (SBUs) and Multiple Cell Upsets (MCUs) must be separated. Multiple Bit Upsets (MBUs), which consist in
several bitflips along a unique word, can also be found. The popularization of bit interleaving has minimized the occurrence
of this kind of event.
In the literature, there have been proposed two kinds of strategies to group bitflips into SBUs and MCUs in radiation
experiments: Knowledge of the physical layout of the memory or search of statistical anomalies. In the first case, proprietary
information about the layout must be provided by the manufacturer in order to create a function relating the logical address
of the flipped cell with the physical position on an XY-plane. Thus, two flipped cells separated by a distance lower than a
threshold value will be considered as originated in a single particle impact. This technique has been proved in many occasions
and is easy to find in the literature [1]–[3].
The second option consists in combining logical addresses in pairs (e.g., XORing [4] or subtracting [5]) to detect the resulting
values that occur more often than expected and, thus, pointing out to the existence of potential MCUs. Anomalously repeated
values are used to combine addresses in pairs and, this way, discover hidden related bitflips [6], [7]. The main advantage of
this technique is that it is not necessary to have access to any proprietary information about the memory layout. Thus, just the
collection of enough experimental data allows discovering anomalously repeated values that help to organize the bitflips into
SBUs and MCUs.
Yet any followed strategy presents intrinsic errors. As the number of SBUs grows, also does the probability of two independent
SBUs near each other being erroneously classified as a multiple event. In 2009, Tausch applied the “birthday statistics” model to
deduce a simple formula providing the probability of misleading pairs of SBUs with 2-bit MCUs and backed up his deductions
with results on apparent MBUs in an irradiated FPGA [8]. This model has been widely used since its publication in order to
test the accuracy of experimental multiple-event cross sections [5], [9]–[13]. Recently, the authors related the birthday statistics
with the expected number of false pairs of events according to the classical “Urn-and-balls” problem [14]. Thus, the expected
number of false MBUs and of false 2-bit MCUs can be determined, provided that the memory size, the word width and the
number of bitflips are known. This technique is also valid for radiation test campaigns on SRAM-based FPGAs.
This paper proposes mathematical expressions to determine the expected number of false 2-bit and 3-bit MCUs in datasets
from radiation experiments whichever the method to classify errors is. Mathematical predictions are supported by Monte Carlo
simulations and by experimental data. Finally, it is discussed how to make the experimental results more accurate even though
there is a physical limit that avoids knowing the cross section with arbitrary accuracy from a single experiment. This manuscript
explores in depth the results shown in a paper that we presented in RADECS 2019 [15].
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TABLE I
LIST OF PARAMETERS OF THE MEMORY
Parameter Meaning Note
LN Memory size in bits
N Number of bits to codify LN 2N−1 < LN ≤ 2N
W Word width in bits
NW Number of bits to codify W W = 2NW
LA Number of word addresses LA = LN/W
NA Number of bits to codify LA 2NA−1 < LA ≤ 2NA
NSB Number of SBUs
NMk Number of k-size mult. events
NBF Number of total bitflips
II. ESTIMATING THE NUMBER OF FALSE EVENTS
First of all, let us suppose that an SRAM or SRAM-based FPGA with the characteristics in Table I is tested under radiation
and that, once completed the test, there are NBF bitflips in the set of logical addresses A = {a1, a2, . . . , aNBF }.
It is easy to deduce that the number of possible pairs (ai, aj), with ai < aj is:
NP =
(
NBF
2
)
=
1
2
·NBF · (NBF − 1) (1)
In the literature, there are several methods [8], [14] to determine if the addresses (ai, aj) are independent of each other or
belong to the same multiple event. Some of them are:
1) MBUs: Bitflips are related if they belong to the same word. This method is less interesting in modern SRAMs due to
the use of bit interleaving.
2) Manhattan Distance (MD): If somehow the logical address can be associated with the physical one, bitflips are placed
on an XY-plane (ai → (xi, yi), aj → (xj , yj)) and are related if the Manhattan Distance between them is equal or lower
than D:
dMD(ai, aj) = |xi − xj |+ |yi − yj | ≤ D (2)
3) Infinite Norm Distance (IND): Similar to the latter, but with:
dIND(ai, aj) = max (|xi − xj | , |yi − yj |) ≤ D (3)
4) Threshold Distance (TD): (ai, aj) are related if |ai − aj | < T .
Methods 2 & 3 will be called “geometric methods” in this paper. Method 4 is not truly geometric since it works with logical
addresses and not with physical ones. It has been used, for example, with FPGA bitstreams. Finally, there also exist the
so-called “statistical methods”, in which anomalies in the characteristics of the pairs of hit addresses need to be discovered.
Two examples [6], [7] are:
5) Statistical Anomalies for XOR: Pairs of addresses can be bitwise XORed in order to create a new set, DV . If there are
only SBUs, it is possible to determine the number of expected repetitions of elements in DV . If there are anomalously
repeated, or critical, elements, X = {x1, x2, . . . , xm}, pairs of related addresses are found if ai ⊕ aj ∈ X .
6) Statistical Anomalies for POS (Positive Subtraction): Identical to the previous one but using POS, |ai − aj | = rk ∈ R,
R being the set of critical values.
Geometrical methods (2 & 3) require a deep knowledge of the internal layout of the device. On the contrary, methods 1 &
4-6 are interesting for experiments in which only the logical address is known, 5 being appropriate for discrete SRAMs and
4 & 6 for FPGAs.
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Fig. 1. Monte Carlo simulation of a memory where SBUs were randomly injected and anomalous values for the DV sets (both for PS and XOR) were looked
for. The number of trials ranged from 5000 with 300 bitflips to 1000 with 3000 bitflips. Symbols represent the average number of false detected MCUs and
error bars indicate the 95%-confidence range. Lines are related to (7), (9), and (10), respectively.
A. False 2-bit multiple events
Previous studies [8], [14] have proposed equations to estimate the expected number of false 2-bit MCUs, when geometric
methods are used to group bitflips in multiple events:
MBUs: NFM2 ≃ L−1N ·NP · (W − 1) (4)
MD: NFM2 ≃ L−1N ·NP · 2 ·D · (D + 1) (5)
IND: NFM2 ≃ L−1N ·NP · 4 ·D · (D + 1) (6)
TD: NFM2 ≃ L−1N ·NP · 2 · (T − 1) (7)
In these expressions, NP must be calculated using NSB instead of NBF since only SBUs are of interest. If NBF were used,
previous expressions would only provide a very pessimistic prediction that, at any rate, can be interesting enough to the
researcher if the values allow ruling out the occurrence of false events. Let us note that (7) is a slightly corrected version of
the one derived from the birthday-statistics test [8], [14] to exclude the central cell (T = 0).
Recently, in [16] the authors needed to determine the ratio between false and actual 2-bit MCU. They identified pairs with
the IND with D = 1 and proposed an expression quite similar to (6) although an erroneous additional factor of 2 was added
due to not having correctly counted the number of SBU pairs. At any rate, the conclusions of this manuscript are by no means
invalidated.
Methodologies for estimating such number of false 2-bit MCUs have not yet been explored in the literature. Both the XOR
and POS operations yield values between 1 and LX−1, LX being either LN or LA depending on using cell or word addresses
to determine the anomalous values. Applying the probability theory, if Pk is the probability of getting k ∈ [1, 2, . . . , LX − 1],
the number of false 2-bit events is:
NFM2 = NP ·
∑
k∈R
Pk (8)
In previous works [6], [7], it was demonstrated that for the XOR operation Pk = (LX − 1)−1 ≃ L−1X and for POS Pk ≃
2 · L−1X · (1− k/LX). Using this in Eq. 8:
XOR: NFM2 = L−1X ·NP ·mX (9)
POS: NFM2 = L−1X ·NP · 2 ·mR ·
(
1−
mR∑
k=1
rk · L−1X
)
(10)
mX and mR being respectively the number of elements in DV for the XOR and POS operators, as previously explained.
Unlike Eqs. 4-6, already tested in [14], (7), (9) & (10) need to be verified. Thus, a Monte Carlo analysis was performed
injecting random SBUs in a simulated 4-Mb memory. Next, flipped addresses were combined in pairs to apply the TD,
XOR and PS methods, and then it was counted: a) the number of pairs separated no farther than T = 3; b) those that,
after being XORed, yielded 2k, k ∈ [0, 1, . . . , 6] (mX = 7); c) those that, after being subtracted, yielded one element in
R = {1, 2047, 2048, 2049} (mR = 4, this value being selected in advance). Fig. 1 compares predictions and simulations,
which are in very good agreement1.
1All the mathematical calculations shown in this paper, either simulations or data analysis, were done using Julia 1.1.1 [17].
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Fig. 2. Some examples of the physical origin of S1. In the upper side, it is clear that there are 2 · (T − 1) cells in a bitstream at a distance lower than T
from the central cell (grey). Below, one can see that four possible cells are associated with the central one by the positive subtraction with two values, r1
and r2. In general, if there are mR anomalous values, the number of cells would be 2 ·mR if ri ≪ LX . Next, the XOR operation only links one cell per
value xi with the central cell, so S1 = mX . Finally, in the MBU search, if a cell has been hit, there are only W − 1 additional cells in which another bitflip
could lead to believe that a 2-bit MBU occurred.
TABLE II
CELL INFLUENCE AREA FOR DIFFERENT METHODS
Method S1 Method S1
MBU W − 1 TD ≃ 2 · (D − 1)
MD ≃ 2 ·D (D + 1) XOR mX
IND ≃ 4 ·D (D + 1) POS ≃ 2 ·mR
An interesting fact is that all the equations to calculate NFM2 can be expressed as:
NFM2 = L
−1
X ·NP · S1 (11)
In [14], the factor S1 = 2 ·D · (D + 1) for the MD method was identified with the number of cells around the flipped cell at a
Manhattan distance equal to or lower than D. The same occurs for IND, in which S1 = 4 ·D · (D + 1). As Fig. 2 shows, this
concept can be extended to the other methods. Indeed, S1 is just the number of cells to which the flipped cell can be related
according to the method used to match pairs.
In analogy with the MD & IND methods, we will call S1 “Cell Influence Area”. This definition clarifies the meaning of the
factor S1/LX in all the expressions since it represents the fraction of the memory around the flipped cell. Other factors such
as the sum in (10) are attributed to border effects. Table II summarizes the values of S1 for the different methods. It is worth
to indicate that this concept was already explored by Gasiot et al. in 2006 [18], who proposed a similar expression to (11)
applied to the IND. However, the expression in that paper is apparently flawed since it shows an incorrect linear dependence
on NBF , instead of on NBF · (NBF − 1)/2.
B. False 3-bit Multiple Events
The idea of the cell influence area can be used to estimate the number of false 3-bit multiple events that can occur due to
the random accumulation of SBUs. As in the previous section, where (1) provides the number of possible pairs, the number
of triplets of flipped addresses, (ai, aj , ak), with ai < aj < ak must be determined. This value, NT , is just the number of
possible combinations of NSB elements taken in threes:
NT =
(
NSB
3
)
=
1
6
·NSB · (NSB − 1) · (NSB − 2) (12)
To define a false 3-bit MCU, at least one of the addresses must be related to the other two. Let us suppose that this element
is ai. The probability of occurrence of a false 3-bit MCU is proportional to the probability of aj falling in the influence area
of ai (S1/LX ) and of ak falling in any of the cells of S1 excluding aj ((S1 − 1)/LX ). Thus:
N ′FM3 =M · L−2X · S1 · (S1 − 1) ·NT (13)
The occurrence of false 3-bit MCUs should lead to add a negligible correction to (8) and related, which will be deeply studied
in (15) & Section IV-B. Besides, an additional parameter, M , has been added to (13) since, theoretically, the role of ai as
central SBU can be also played by aj and by ak. Therefore, ideally, M = 3. However, Monte Carlo simulations reveal that
the actual value is not so easy to estimate. Fig. 3 shows the results of simulating an only-SBU system in which MCUs are
detected following: a) the method of the MBUs; b) a geometric method such as the Manhattan distance; c) the statistical POS
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Fig. 3. Predictions of false 3-bit events from Monte Carlo simulations in a memory with 20000 trials: (a) MBUs with different widths, W ; (b) Manhattan
distance lower or equal than DMAX ; (c) POS method with different sets of four elements. In (b), the cells were in a 1024× 1024 grid.
TABLE III
2-BIT MCU INFLUENCE AREA FOR DIFFERENT METHODS
Method S2S S2L
MBU W − 2 W − 2
MD 2D2 + 4D
2D2 + 5D − 1+
+2 · (D − 1) · div(D, 2)+
+2 · div(D + 1, 2) · (div(D + 1, 2)− 1)
IND 4D2 + 6D 7D2 + 6D − 1
THD 2T − 2 3T − 4
XOR ≥ mX − 1 ≤ 2mX − 2
POS ≥ 2mR − 1 ≤ 4mR − 2
method. In practice, M ranges from 1, observed in MBUs, to 3, in the POS method whose anomalously repeated elements
were four mutually prime numbers (red squares in Fig. 3c). Hereafter, the case of M = 1 will be called “optimistic” and
“pessimistic” for M = 3 . The reason of this unexpected behavior is that the influence areas of the three cells can overlap,
reducing the possible combinations.
Let us investigate another mechanism that may lead to the detection of false large size events. The only-SBU model becomes
more realistic assuming that not only do SBUs occur but also 2-bit MCUs. Hereafter, we will call this model as “Single &
Double Events Model” (SDEM). In it, one can consider that the memory has undergone NSB SBUs and NM2 2-bit MCUs
(therefore, the total number of bitflips is NBF = NSB + 2 ·NM2). A false 3-bit event will also be detected if an SBU falls
near a 2-bit MCU. Like in the case of SBUs, an “MCU influence area”, S2, can be defined to play an analogous role to S1.
However, there is a very important difference: this area depends on the 2-bit MCU shape, as shown in Figs. 4-6. Or, more
accurately, it depends on how the individual cell influence areas of the flipped cells overlap. Therefore, assuming that S2S and
S2L are respectively the smallest and largest influence areas that 2-bit MCUs can create, the number of false 3-bit MCUs is
enclosed by:
NSB ·NM2 · S2S · L−1X ≤ N∗FM3 ≤ NSB ·NM2 · S2L · L−1X (14)
NSB · NM2 being the total number of combinations of SBUs and 2-bit MCUs, and S2X/LX , the probability of interaction.
It is easy to deduce that S1 − 1 ≤ S2X ≤ 2S1 − 2 whichever the method is. Table III shows more accurate values for the
edges. As previously done, the values limiting NFM3 will be called “optimistic” (left) and “pessimistic” (right). For a specific
experiment, the exact value of N∗FM3 depends on the ratio among the probability of occurrence of different shapes of 2-bit
MCUs and, thus, a weighted average is required.
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Fig. 4. Dependence of the influence area of a 2-bit MCU on the shape. Flipped bits are related if they are no farther from each other than a Manhattan
distance, D. In this example, D = 3. In (a), flipped bits, 1 & 2 are adjacent, covering a total surface of 30 cells (S2S = 2 ·D2 + 4 ·D). In (b), they are
separated by a distance D covering between both 40 (S2L = 2 ·D2+5 ·D−1+2 ·(D−1) ·k1+2 ·k2 ·(k2−1), with k1 = div(D, 2), k2 = div(D+1, 2)).
In green, cells covered only by 1, in red those covered only by 2 and mixed colored by both.
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1 2
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Fig. 5. Dependence of the influence area of a 2-bit MCU on the shape for threshold distance, T , in a bitstream. In this example, T = 5. In (a), flipped bits,
1 & 2 are adjacent, covering a total surface of 2T − 2 cells. In (b), they are separated a distance T covering between both 3T − 4 cells. In green, cells
covered only by 1, in red those covered only by 2 and mixed colored by both. This picture is also valid for the POS method since the TD one is equivalent
to POS with R = {1, 2, . . . , T − 1}.
The total number of false 3-bit MCUs is the addition of both contributions, NFM3 = N ′FM3 +N
∗
FM3, also with optimistic
and pessimistic limits. Fig. 7 shows the results got for an SRAM where SBUs and 2-bit MCUs were injected. For this test,
NBF bitflips were simulated, such that NSB = 0.8 ·NBF were SBUs and NM2 = 0.1 ·NBF 2-bit MCUs. Figs. 7a-b correspond
to geometric methods, in which 80% of the 2-bit MCUs affected adjacent cells in X, Y or diagonal axis, and 20% were cells
at distance 2 in horizontal or vertical axes. In statistical methods, sets of four critical elements were used and 80% of the pairs
of cell addresses were related by the first two and 20% by the other ones.
In geometric methods, as most of the events involved nearly adjacent cells with influence areas near S2S , the number of
false 3-bit MCUs is close to the optimistic value predicted by (14), especially at low values of injected bitflips and DMAX .
However, there is a significant deviation from predictions for the largest values of DMAX and NBF , which are explained in
the following paragraphs. In statistical methods, simulations fit predictions with accuracy. In this case, the more elements of
X or R that can be expressed as simple combinations of other two elements, the closer the predictions to the optimistic case.
For example, the values for X2 in Fig. 7c shift towards the optimistic case since 0×101 = 0×100⊕0×001. On the contrary,
it is impossible to XOR pairs of elements of X1 to obtain any of the other two values of the set. This makes the simulated
values for X1 follow the pessimistic prediction.
Figs. 7c-d also show that the number of false 3-bit MCUs move away from the predicted values as NBF increases. This is
clearly observable in the dots corresponding to X1 and R1, which accurately fit the predictions with M = 3 for low values of
NBF but not for highest ones. This can be explained by the fact that, as the number of 2-bit MCUs grows, the chance of the
interaction of two 2-bit MCUs, or two SBUs with a 2-bit MCU, or 4 SBUs, is not negligible. Thus, for instance, Monte Carlo
simulations show that, for the IND with DMAX = 4, the number of false 4-bit MCUs is 12.71± 0.05. Even more, false 7-bit
MCUs were observed quite often in this particular case and, in some trials even false 11-bit MCUs appeared. In conclusion,
the lower values of observed false 3-bit is related to the appearance of false multiple events of larger size.
Unfortunately, it is difficult to find expressions to estimate the expected number of larger false multiple events. The reason
is that the number of possible combinations leading to a k-bit MCU increases with k, and even small MCUs can interact.
Thus, the shape of both events should be taken into account making the theoretical study extremely difficult.
21
(b)
(a)
21
21 (c)
Fig. 6. Dependence of the influence area of a 2-bit MCU on the shape for POS in a bitstream. In the picture, R = {1, 2, 4}. In (a), the addresses of flipped
bits, 1 & 2, differ in 1, thus covering 8 cells. In (b), the difference is 2 and the influence area is reduced to 7. However, in (c), the difference between the
cells is 4 and 9 cells are at reach. In green, cells covered only by 1, in red those covered only by 2 and mixed colored by both.
VERSION FOR EPRINT UCM - ORIGINAL PAPER ON HTTPS://DOI.ORG/10.1109/TNS.2020.2977698 7
0 500 1000 1500 2000 2500 3000 3500
Number of Injected Bitflips (NBF)
0
10
20
30
40
50
O
bs
er
ve
d 
Fa
ls
e 
3-
bi
t M
C
U
s
Memory size: 1 Mbit
MD (a)
DMAX=4
Optimistic for D = 4
Pessimistic for D = 4
DMAX=2
Optimistic for D = 2
Pessimistic for D = 2
0 500 1000 1500 2000 2500 3000 3500
Number of Injected Bitflips (NBF)
0
20
40
60
80
O
bs
er
ve
d 
Fa
ls
e 
3-
bi
t M
C
U
s
Memory size: 1 Mbit
IND (b)
DMAX=4
Optimistic for D = 4
Pessimistic for D = 4
DMAX=2
Optimistic for D = 2
Pessimistic for D = 2
0 500 1000 1500 2000 2500 3000 3500
Number of Injected Bitflips (NBF)
0
1
2
3
4
5
O
bs
er
ve
d 
Fa
ls
e 
3-
bi
t M
C
U
s
Memory size: 1 Mbit
XOR
(c)
X1:{0 × 001,0 × 010,0 × 100,0 × 1000}
X2:{0 × 001,0 × 100,0 × 101,0 × 111}
Optimistic prediction for mX = 4
Pessimistic prediction for mX = 4
0 500 1000 1500 2000 2500 3000 3500
Number of Injected Bitflips (NBF)
0.0
2.5
5.0
7.5
10.0
O
bs
er
ve
d 
Fa
ls
e 
3-
bi
t M
C
U
s
Memory size: 1 Mbit
POS (d)
R1: 2, 73, 179, 283
R2: 1, 2048, 2047, 2049
R3: 2, 4, 6, 8 
Optimistic for mR = 4
Pessimistic for mR = 4
Fig. 7. Predictions of false 3-bit events from Monte Carlo simulations in a memory with 20000 trials injecting SBUs and 2-bit MCUs: (a) Manhattan distance
lower or equal than DMAX ; (b) Idem for IND (b); (c) XOR method with different sets of four elements; (d) Idem for POS.
III. EXPERIMENTAL VALIDATION
Although Monte Carlo simulations have accounted for the theoretical results for false multiple events, it is necessary to take
a step forward and to validate the predictions for actual experiments. Unfortunately, there is an inherent pitfall: due to the
possible accumulation of false multiple events, it is extremely difficult to know from experiments the exact number of multiple
events and their shapes. To avoid this limitation, an indirect approach was adopted in this paper.
Let us note OSB , OM2, OM3, . . ., the number of observed events after the experiment. These values can be expressed as
functions of the actual ones as:  OM3 = NM3 +N
∗
FM3 +N
′
FM3
OM2 = NM2 +NFM2 −N∗FM3
OSB = NSB − 2 ·NFM2 − 3 ·N ′FM3 −N∗FM3
(15)
The exact values of NX on the right side of the equations are unknown but the expected ones can be used instead to get, at
least, a better approach.
In 2017, the authors reported results issued from tests under 14-MeV neutrons for a 1-M×8-bit 90-nm CMOS SRAM at
different bias voltage values [3]. For these tests, the MCU detection technique was the Manhattan distance with DMAX = 2.
At a bias voltage of 1.2 V and after receiving 2.14·109 n/cm2, 782 bitflips were observed in the SRAM that were distributed
as 623 SBUs, 69 2-bit MCUs and 7 3-bit MCUs. As larger events were not observed, this dataset is appropriate to test Eq.
15. Now, we will reinterpret the experimental results changing the values of DMAX . This is shown in Fig. 8, in which the
Manhattan distance is increased up to 20, which is an unrealistic value but useful to verify the predictions. As expected, the
number of observed SBUs decreases with the Manhattan distance whilst the number of observed multiple events grows. In
each subfigure, there are two additional lines showing the least and most pessimistic predictions issued from (15) with (8),
and (13) and (14), in which M = 1 and S2S were used for the optimistic prediction and M = 3 and S2L for the pessimistic
one. Despite the approximations done, experimental results seem to be in acceptable agreement with the predictions. Slight
deviations of the experimental number of false 3-bit MCUs from predictions is explained by the occurrence of up to 3 false
4-bit MCUs.
This dataset can be used to test the statistical methods, namely the XOR technique. Table IV shows 11 critical values relating
pairs of word addresses by means of the XOR operation for this specific model of SRAM [6]. These values allow getting a
good approximation to the actual distribution of events (628 SBUs, 71 2-bit MCUs, 4 3-bit MCUs) although, in [3], it was
possible to improve this prediction combining the XOR and the POS operations.
Now, we will proceed as follows: First of all, elements of Table IV will be added one by one to classify the bitflips. Once
the 11 values are used, the set X1 is artificially enlarged attaching random values with no physical relevance. Fig. 9 shows that
the number of observed events of each multiplicity quickly changes as the genuine first 11 elements are used until reaching
the final value (628, 71, 4). From the 12th element on, the calculated numbers of SBUs and 2- and 3-bit MCUs seem to reach
stable values that, however, steadily change due to the erroneous detection of falsely related bitflips, following the predictions
of the SDEM.
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Fig. 8. Classification of 782 bitflips that appeared on radiation tests on an 8-Mbit SRAM in SBUs and multiple events as the Manhattan distance increases.
Lines show the extreme predictions for expected number of observed events of each multiplicity according to the SDEM.
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Fig. 9. Similar analysis to that of Fig. 8, but for the statistical XOR method. The first 11 elements of the X set are listed in Table IV. The rest of elements
(12-132) were random numbers from 0× 00000 to 0× FFFFF added one by one to the initial set of critical elements to artificially increase mX . Lines
show the extreme predictions for expected number of observed events of each family according to the SDEM.
TABLE IV
CRITICAL XOR DV VALUES FOR TESTED SRAM IN DECREASING IMPORTANCE
Element Element Element
1: 0× 0C000 5: 0× 0C002 9: 0× 00004
2: 0× 0E000 6: 0× 0C006 10: 0× 00100
3: 0× 00002 7: 0× 04000 11: 0× 08002
4: 0× 00006 8: 0× 08000
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TABLE V
PARAMETERS IN (20)
Parameter Value Parameter Value
α1
1
2
· S1 · L−1X k1 1 + 2α1 − 6α2
α2
M
6
· (S1 − 1) · S1 · L−2X k2 2α1 − 9α2
α3 S2X · L−1X
IV. DISCUSSION
In previous sections, it has been proposed a method to determine the number of false multiple events in radiation tests. This
allows proposing techniques to refine the raw experimental results.
A. Extension of the Birthday Statistics equations
The birthday statistics technique, proposed by Tausch in 2009 [8], has been used by researchers to test the validity of
experiments since it provides the probability of erroneously identifying two SBUs as a 2-bit MCU. This technique is useful
in special cases such as bitstreams in FPGAs, SRAMs, etc. In general, if it can be predicted that, in an experiment, there will
be, on average, NFM2 false 2-bit events, the probability of observing false multiple events is [14], [18]:
P = 1− exp (−NFM2) (16)
Eq. 4 and a slightly different version of (7) can be used in (16) to get the original equations proposed by Tausch. Eqs. 5 & 6
were used as well to propose equivalent equations for geometric methods [14]. In this paper, two new equations to estimate
the probability of registering false events are proposed for statistical methods:
XOR: P = 1− exp (−L−1X ·NP ·mX) (17)
POS: P ∼= 1− exp (−2 · L−1X ·NP ·mR) (18)
In last expression, the sum present in (10) has been removed since usually rk ≪ LX . In general, the equation of the probability
of doing erroneous detections of MCUs for whichever method is:
P = 1− exp (−L−1X ·NP · S1) . (19)
B. Corrections on the observed number of events
Eq. 15 can be transformed into a nonlinear system of equations in which the number of observed X-size events, OX , can
be expressed as functions of the actual ones, NX and on technical parameters such as LN , M , S1, and S2X .
k1NSB − 3α2N3SB − k2N2SB − α3NSBNM2 = OSB
NM2 + α1N
2
SB − α1NSB − α3NSBNM2 = OM2 (20)
NM3 + α2N
3
SB − 3α2N2SB + 2α2NSB + α3NSBNM2 = OM3
Table V shows the meaning of the different parameters. The values of M and S2X range from 1 to 3 and from S2S to S2L
depending on the researcher’s choice. This system can be solved with numerical methods such as the Newton-Raphson’s for
several variables allowing getting refined values of the number of different kinds of events, closer to the actual values. Let
us return to the example of Fig. 8 (NSB = 625, NM2 = 69, and NM3 = 7) and choose the values for DMAX = 20. In this
situation, there were 578 apparent SBUs, 81 2-bit MCUs, 10 3-bit MCUs, and 3 4-bit MCUs. Using these values as inputs for
Eq. 20 allows getting NSB = 622.2, NM2 = 66.0, and NM3 = 5.3 with the optimistic values of M and S2X , much closer to
reality than the untreated ones.
Unfortunately, false 4-bit MCUs could not be corrected with the model proposed in this manuscript. It is necessary to
develop, if possible, an even more refined model. Besides, the correction with the most pessimistic parameter values yields
values far from actual ones (NSB = 628.8, NM2 = 68.8, and NM3 = 1.2). The reason is that, in practice, most of the 2-bit
MCUs affect adjacent cells so the MCU influence areas are closer to Fig. 4a than to other options.
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C. Uncertainty at determining the actual number of events
Let an LN -size memory be exposed to energetic particles, reaching a fluence of φ. Let us accept that only two kinds of
events may occur: SBUs, with a cross section of σSB , and 2-bit MCUs, with σM2. The expected number of events is:
NSB = σSB · LN · φ NM2 = σM2 · LN · φ (21)
The total expected number of bitflips is calculated as:
NBF = NSB + 2 ·NM2 = (σSB + 2 · σM2) · LN · φ (22)
Hence, replacing (22) in (21):
NSB =
σSB
σSB + 2 · σM2 ·NBF = α1 ·NBF (23)
NM2 =
σM2
σSB + 2 · σM2 ·NBF = α2 ·NBF (24)
It is immediate that α1 + 2 · α2 = 1, α1, α2 ≥ 0. In actual experiments, not always N events occur but the number of
occurrences, N , is distributed around N , such that N − ∆N ≤ N ≤ N + ∆N . In general, if N ≫ 1, the probability
distribution for occurrences will be similar to a Poisson’s distribution with ∆N = q ·
√
N , q being a real number depending
on the confidence and
√
N the standard deviation in a Poisson’s distribution.
Now, let us suppose that we have developed a procedure to extract MCUs from SBUs, able to detect all the 2-bit events but,
unfortunately, it erroneously identifies false ones as well. As explained in Section II, the number of false pairs is proportional
to NP ≈ 0.5 ·N2BF so NFM2 ≈ 0.5 · L−1X ·N2BF · S1. For simplicity, in this approach, we have used NBF instead of NSB .
The number of observed 2-bit MCUs will be:
OM2 = NM2 +NFM2 =⇒ NM2 = OM2 −NFM2 (25)
As ∆(a− b) =√(∆a)2 + (∆b)2, one can deduce that:
(∆NM2)
2 = (∆OM2)
2 + (∆NFM2)
2 =
= q2 ·OM2 + q2 ·NFM2 = q2 ·
(
α2 ·NBF + k ·N2BF
)
with k = 0.5 · L−1X · 0.5 · S1. Combining this expression with (24) allows defining the relative error as the Figure Of Merit
(F.O.M.):
F.O.M.M2 =
∆NM2
NM2
= q ·
√
1 + kα2 ·NBF√
α2 ·
√
NBF
(26)
As OSB = NSB − 2 ·NFP =⇒ NSB = OSB + 2 ·NFP , another F.O.M. can be determined:
F.O.M.SB =
∆NSB
NSB
= q ·
√
1 + 4kα1 ·NBF√
α1 ·
√
NBF
(27)
These expressions are infinite for NBF → 0 but they decrease with NBF . Ideally, one would expect them to become zero to
obtain a perfect measurement. However, neither of them finally reaches zero, but asymptotically tend to:
lim
NBF→∞
F.O.M.M2 = m · α−12 ·
√
k (28)
lim
NBF→∞
F.O.M.SB = m · α−11 ·
√
4k (29)
However high NBF may be, the relative error in the measurement will never be lower than the previous thresholds. Let us put
an illustrating example. In [6], a 90-nm memory with LN = 224 bits the SBU and 2-bit MCUs cross sections were respectively
σSB ∼ 2.2 · 10−15 cm−2 and σM2 ∼ 3.3 · 10−16 cm−2 at 3.3 V. Flipped cells were considered related to each other if the
Manhattan Distance between them was 3 or lower. Therefore, k = 7.15 · 10−7 and α1 = 0.76, α2 = 0.12 so, using q = 2,
which guarantees a confidence of around 95%. Eqs. 29 & 28 indicate that the numbers of SBUs and 2-bit MCUs cannot be
known with an uncertainty lower than 0.4% and 2.9% using the data from a single experiment.
With identical data, a statistical test on the DV set was done to identify the MCUs and 12 anomalous values were identified.
Therefore, k must be deduced from (9) taking into account that LA = 221, yielding k = 2.9 · 10−6. In consequence, this
method does not provide an uncertainty lower than 0.9 % for SBUs and 5.9 % for 2-bit MCUs.
This does not mean that the cross sections cannot be known with better accuracy since (28)-(29) are referred to a single
experiment. However, if the experiment is repeated NR times instead of just one, the error margin width of any parameter,
with a random character, decreases with N−1/2R .
VERSION FOR EPRINT UCM - ORIGINAL PAPER ON HTTPS://DOI.ORG/10.1109/TNS.2020.2977698 11
V. CONCLUSIONS
False multiple events can be erroneously identified at the time of analyzing data from radiation tests. However, the expected
number of false 2-bit events can be accurately calculated independently of the method proposed to extract multiple events
from the bulk of data using the concept of “cell influence area”. Also, the number of false 3-bit events can be delimited. This
family of identities has been backed up by both Monte Carlo simulations and actual experimental data. Some mathematical
expressions can be used to process experimental data to get values closer to actual ones or, at least, to estimate the probability
of erroneous detections with a family of birthday’s statistics-like equations. Finally, it is demonstrated that it is not possible
to get an arbitrary accuracy from a single round of radiation experiments.
REFERENCES
[1] A. Bosser, V. Gupta, G. Tsiligiannis, A. Javanainen, H. Kettunen, H. Puchner, F. Saigné, A. Virtanen, F. Wrobel, and L. Dilillo, “Investigation on MCU
Clustering Methodologies for Cross-Section Estimation of RAMs,” IEEE Transactions on Nuclear Science, vol. 62, no. 6, pp. 2620–2626, Dec. 2015.
[2] A. L. Bosser, V. Gupta, G. Tsiligiannis, C. D. Frost, A. Zadeh, J. Jaatinen, A. Javanainen, H. Puchner, F. Saigné, A. Virtanen, F. Wrobel, and L. Dilillo,
“Methodologies for the Statistical Analysis of Memory Response to Radiation,” IEEE Transactions on Nuclear Science, vol. 63, no. 4, pp. 2122–2128,
Aug. 2016.
[3] J. A. Clemente, G. Hubert, F. J. Franco, F. Villa, M. Baylac, H. Mecha, H. Puchner, and R. Velazco, “Sensitivity Characterization of a COTS 90-nm
SRAM at Ultralow Bias Voltage,” IEEE Transactions on Nuclear Science, vol. 64, no. 4, pp. 2188–2195, Aug. 2017.
[4] D. Falguère and S. Petit, “A Statistical Method to Extract MBU Without Scrambling Information,” IEEE Transactions on Nuclear Science, vol. 54,
no. 4, pp. 920–923, Aug. 2007.
[5] M. Wirthlin, D. Lee, G. Swift, and H. Quinn, “A Method and Case Study on Identifying Physically Adjacent Multiple-Cell Upsets Using 28-nm,
Interleaved and SECDED-Protected Arrays,” IEEE Transactions on Nuclear Science, vol. 61, no. 6, pp. 3080–3087, Dec. 2014.
[6] J. A. Clemente, F. J. Franco, F. Villa, M. Baylac, S. Rey, H. Mecha, J. A. Agapito, H. Puchner, G. Hubert, and R. Velazco, “Statistical Anomalies of
Bitflips in SRAMs to Discriminate SBUs From MCUs,” IEEE Transactions on Nuclear Science, vol. 63, no. 4, pp. 2087–2094, Aug. 2016.
[7] F. J. Franco, J. A. Clemente, M. Baylac, S. Rey, F. Villa, H. Mecha, J. A. Agapito, H. Puchner, G. Hubert, and R. Velazco, “Statistical Deviations From
the Theoretical Only-SBU Model to Estimate MCU Rates in SRAMs,” IEEE Transactions on Nuclear Science, vol. 64, no. 4, pp. 2152–2160, Aug.
2017.
[8] H. J. Tausch, “Simplified Birthday Statistics and Hamming EDAC,” IEEE Transactions on Nuclear Science, vol. 56, no. 2, pp. 474–478, Apr. 2009.
[9] X. She, N. Li, R. M. Carlson, and D. O. Erstad, “Single Event Transient Suppressor for Flip-Flops,” IEEE Transactions on Nuclear Science, vol. 57,
no. 4, pp. 2344–2348, Aug. 2010.
[10] X. She, N. Li, and W. D. Farwell, “Tunable SEU-Tolerant Latch,” IEEE Transactions on Nuclear Science, vol. 57, no. 6, pp. 3787–3794, Dec. 2010.
[11] X. She, N. Li, and D. W. Jensen, “SEU Tolerant Memory Using Error Correction Code,” IEEE Transactions on Nuclear Science, vol. 59, no. 1,
pp. 205–210, Feb. 2012.
[12] J. Tonfat, F. Lima Kastensmidt, L. Artola, G. Hubert, N. H. Medina, N. Added, V. A. P. Aguiar, F. Aguirre, E. L. A. Macchione, and M. A. G. Silveira,
“Analyzing the Influence of the Angles of Incidence and Rotation on MBU Events Induced by Low LET Heavy Ions in a 28-nm SRAM-Based FPGA,”
IEEE Transactions on Nuclear Science, vol. 64, no. 4, pp. 2161–2168, Aug. 2017.
[13] D. Malagón, S. A. Bota, G. Torrens, X. Gili, J. Praena, B. Fernández, M. Macías, J. M. Quesada, C. G. Sanchez, M. C. Jiménez-Ramos, J. G. López,
J. L. Merino, and J. Segura, “Soft error rate comparison of 6T and 8T SRAM ICs using mono-energetic proton and neutron irradiation sources,”
Microelectronics Reliability, vol. 78, pp. 38–45, 2017.
[14] F. J. Franco, J. A. Clemente, H. Mecha, and R. Velazco, “Influence of Randomness during the Interpretation of Results from Single-Event Experiments
on SRAMs,” IEEE Transactions on Device and Materials Reliability, vol. 19, no. 1, pp. 104–111, Mar. 2019.
[15] F. J. Franco, J. A. Clemente, G. Korkian, J. C. Fabero, H. Mecha, and R. Velazco, “Inherent Uncertainty in the Determination of Multiple Event Cross
Sections in Radiation Tests,” in Proceedings of the European Conference on Radiation and its Effects on Components and Systems (RADECS2019),
pp. 1–4, Sep. 2019.
[16] W. Liao, M. Hashimoto, S. Manabe, S. Abe, and Y. Watanabe, “Similarity Analysis on Neutron- and Negative Muon-Induced MCUs in 65-nm Bulk
SRAM,” IEEE Transactions on Nuclear Science, vol. 66, no. 7, pp. 1390–1397, Jul. 2019.
[17] J. Bezanson, A. Edelman, S. Karpinski, and V. B. Shah, “Julia: A Fresh Approach to Numerical Computing,” SIAM Review, vol. 59, no. 1, pp. 65–98,
Jan. 2017.
[18] G. Gasiot, D. Giot, and P. Roche, “Alpha-Induced Multiple Cell Upsets in Standard and Radiation Hardened SRAMs Manufactured in a 65 nm CMOS
Technology,” IEEE Transactions on Nuclear Science, vol. 53, no. 6, pp. 3479–3486, Dec. 2006.
